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Abstract
Message Sequence Charts (MSC) is a graphical trace language for describing and speci-
fying the communication behaviour of distributed systems by means of message inter-
change. (Timed) Maude is a formal object-oriented specification language which
combines algebraic specification techniques for describing complex data structures with
(timed) term rewriting to deal with dynamic behaviour. In this paper we show first how
to formalize MSC in Timed Maude. Then we give a translation of timed rewriting to un-
timed rewrite systems and use this translation to execute Message Sequence Charts with
the Elan system, a powerful tool which combines Rewriting Logic with a language
of rewriting strategies. We illustrate our approach with the bench mark example of a
railroad crossing.
Formalizing and Executing Message Sequence






Currently used methods in software engineering employ diagrammatic notations
such as object diagrams, scenarios, Message Sequence Charts (MSC), or UML since
their graphical representations facilitate reading, understanding, and the design of
systems. Nevertheless these notations suffer from semantical problems, since their
exact meaning is often unclear. Recently much effort has been made to overcome
some of the semantical problems by applying formal techniques to methods used in
practice of software engineering (e.g. [13]). This paper is another step in this direc-
tion. We show how to formalize Message Sequence Charts in the executable specifica-
tion language Timed Maude and how to execute it with the Elan system.
1.  This research has been partially sponsored by Bayerischer Forschungsverbund FORSOFT.
Open access under CC BY-NC-ND license. 
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Maude [2] is a formal object-oriented specification language which combines al-
gebraic specification techniques for describing complex data structures with term
rewriting to deal with dynamic behaviour. It is based on so called Rewriting Logic
(RL) [9] and has a very efficient implementation. In Maude communication of sys-
tem components is handled by interchanging messages. Timed Maude [7] is a real-
time extension of Maude which adds a time view to the functional and the process
view of Maude. It is based on Timed Rewriting Logic (TRL) in the same way as
Maude is based on Rewriting Logic. TRL specifications with discrete time can be
automatically translated into untimed RL specifications, as we show in this paper.
MSC [4] is a graphical trace language for describing and specifying the commu-
nication behaviour of a distributed system by means of message interchange. It ex-
tends interaction diagrams by several constructs allowing to compose different
diagrams. The language has been recommended as a standard by the International
Telecommunication Union. A Maude like model can be used to provide a semantics
for MSC [6]. In this paper we show how a basic MSC can be translated into Timed
Maude following [5, 6]. We illustrate our approach with the bench mark railroad
crossing example and present its formal specification.
Elan [1] is a powerful tool which combines Rewriting Logic with a language of
rewriting strategies. It allows to describe and automatically execute rule based log-
ical systems or processes. It provides also a modularisation mechanism for user de-
fined modules. We use Elan for executing MSC diagrams by translating their TRL
semantics to Elan based on the interpretation of TRL in RL. We show how to exe-
cute, analyze and improve the MSC specification of the railroad crossing using
Elan.
Our approach has several advantages: it provides a direct translation of MSC’s to
timed rewrite specifications, it allows for compositional specifications by means of
the composition operators [4, 5], and makes available efficient tool support via pow-
erful term rewriting systems like Elan or Maude.
2 Formal Background.
Timed Rewriting Logic (TRL) [7] is an extension of Rewriting Logic (RL) [9] for
describing real-time systems. It models time by archimedean monoids. Time
evolves by executing rewrite rules. Each rule is labeled by a time stamp indicating
the time needed for executing a rewrite step. The inference rules of TRL are similar
to those of RL. The major difference to RL is the existence of time stamps, the syn-
chronous replacement rule and restricted form of (i.e. 0-time) reflexivity.
A TRL-specification is a pair of the form (Σ(R+), Ax), where Σ(R+) is a signature con-
taining proper sorts and operation symbols and Ax is a set of equations and timed rewrite
rules of the form: t1 --- a r---> t2, where a is a label denoting an action or a system step, r
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is a time stamp belonging to the underlying arithmetical monoid R+2, and t1, t2 are Σ-
terms coding system states (configurations). TRL has the following deduction rules
(plus rules for equational reasoning):
1. Timed Transitivity (TT). For each t1, t2, t3 ∈ T(Σ,X), r1, r2 ∈ R+
t1 --- a r1---> t2, t2 --- b r2 ---> t3
-----------------------------------------------------------------------------------------------
t1 --- a;b r1+r2 ---> t3
2. Synchronous Replacement (SR). Let {xi1,..., xik} = FV(t0) ∩ FV(u0) be the inter-
section of the free variables of t0 and u0. For each t0,..., tn, u0, u1,..., un∈ T(Σ,X), r∈R+
t0 --- a r ---> u0, ti1 --- ai1 r ---> ui1,..., tik --- aik r ---> uik
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
t0(t1,...,tn) --- a(ai1,..., ai1) r ---> u0(u1,...,un)
3. Timed Compatibility with = (TCE). For each t1, t2, u1, u2 ∈ T(Σ,X), r1, r2 ∈ R+,
t1 = u1,  r1 = r2, u1 --- a r1 ---> u2, u2 = t2
----------------------------------------------------------------------------------------------------------------------------
t1 --- a r2 ---> t2
4. 0-time Reflexivity (0-R). For each t ∈ T(Σ,X)
-------------------------------------
t --- t 0 ---> t
A term t is called static if it does not change over time, i.e. for all r, t --- t r ---> t holds,
and if t --- a r ---> t´ holds for some r, then t = t´. If a term t is not static then we call it
dynamic and denote it by: op dynamic t (see the applications section). Similarly, a sort
s is static iff it contains static terms only, otherwise it is called dynamic.
Timed Maude is a formalism for specifying object-oriented distributed systems based
on TRL. It borrows the object-oriented concepts of Maude. An object class is declared
by an identifier and a list of attributes and their types. An object is represented by a term
comprising a unique object name, an identifier for the class the object belongs to, and a
set of attributes with their values. We will use capital letters for names and the corre-
sponding small letters for objects being in certain states denoted by constants; e.g. the
term tg = <TG : TrainGate | state : up> represents an object tg with name TG belonging
to the class TrainGate, and the attribute state has value up. In the following we often omit
the class and the name of the attribute and write simply <TG | up>.
2. Examples of arithmetical monoids are discrete time models like natural numbers as well as continu-
ous time models like reals.
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A message m is a term of the form (X, dt, Y) that consists of object names X, Y of sort
names3 and data dt of sort data carried by the message. X and Y can be understood as
the sender and the receiver address, respectively. A configuration is a multiset (or bag)
of messages and objects. Formally, configuration c is denoted by a term of the form:
m1 ⊗ ... ⊗ mk ⊗ o1 ⊗ ... ⊗ ol
(shortly written: m1 ... mk o1 ... ol) where ⊗ is a binary function symbol denoting
multiset union. A Timed Maude program makes computational progress by rewrit-
ing its state. A rewrite step has the form
m1 ... mk o1 ... ol --- a r ---> n1 ... np o1´ ... ow´.
The rule says, that after receiving messages m1 ... mk the objects which occur on
both sides of the rule change their states, objects which do not appear on the right
hand side are deleted, objects which do not appear on the left hand side are created,
and messages n1 ... np are sent; all these happens in time r.
3 Interpreting TRL in RL.
In this section we show how to translate (timed) TRL specifications to (untimed)
RL specifications. In principle one could choose also any other term rewriting for-
malism, but RL is specially convenient due to its conceptual similarity to TRL. The
translation [11] works for all linear TRL specifications with discrete time and there-
fore can be applied to more general TRL specifications than the first translation of
TRL to RL by Olveczky and Meseguer [10].
3.1 Definition.
Let Sp = (Σ(R+), Ax) be an arbitrary TRL specification such that Ax contains re-
write rules only and each rewrite rule has time stamp 0 or 1. We define the RL in-
terpretation Int(Sp) = (Int(Σ(R+)), Int(Ax)) as follows:
The signature Int(Σ(R+) extends Σ(R+) with the following new (polymorphic)
function symbols for every dynamic sort s:
Go : s ----> s, D : s ----> s,
clean : s ----> Bool, [_](–) : Time, s ----> s.
The function Go (Go stands for go) is used to mark dynamic arguments where
time must progress. The function D is used to mark where time has already pro-
gressed (D stands for done). These functions allow to synchronize progression of
time in a term. The function clean ensures that a term is ground and does not contain
Go or D. The first argument of the function [_](–) indicates the time available for
executing the specification.
3. X, Y may be also gate names, see [8].
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The rewrite theory Int(Ax) contains the following rules: The rules (i) allow us to
simulate the 0-time rules on terms which do not contain Go or D; this is assured by
the clean function. The cleanness condition is needed to ensure that the RL rules
modelling 0-time rewrites are not applied to a term part way trough a time progres-
sion as this could lead potentially to a deadlock. The rules (ii) allow us to propagate
time down trough a term, in a sense. The meta-level term mapping Γ is used to de-
scribe how time progresses when the term is rewritten; it leaves static terms un-
changed whereas dynamic terms receive new markings: Go if the time has to
propagate down, and D if we are ready with a subterm. Rule (iii) serves to pull up
the D function using another term mapping called ∆.
(i) For each 0-time rule t --- a 0 ---> t´ ∈ Ax we have the corresponding rule:
t -----> t´  if  clean(t),
(ii) For each rule t --- a 1---> t´ ∈ Ax we have the corresponding conditional rule:
Go(t) ----->Γ(t´),
(iii) For each function symbol f : s1, ... , sn ----> s∈ Σ(R+) we have a rule to pull up
the D function:
f(∆(x1), ... , ∆(xn)) -----> D(f(x1, ... , xn))
(iv) Finally, for each dynamic sort s and a variable x of sort s we have a rule to
initiate the next time step:
[n+1](D(x)) -----> [n](Go(x)).
The clean function is axiomatized by the following equations:
clean(Go(x)) = False, clean(D(x)) = False,
clean(c) = True, clean(f(x1, ... , xn)) = clean(x1) & ... & clean(xn),
for each constant symbol c ∈ Σ(R+), and each n-ary function symbol f ∈ Σ(R+).
The term mapping Γ: T(Σ(R+), X) ----> T(Int(Σ(R+)), X) is defined as follows:
(1) Γ(t) = t  if t is a member of a static sort;
(2) Γ(t) = D(t) if the term t is a member of a dynamic sort but contains no vari-
ables of dynamic sorts;
(3) Γ(t) = Go(x) if t ≡ x and x is a dynamic variable (≡ is the syntactic identity);
(4) Γ(t) = f(Γ(t1), ... , Γ(tn)) if t ≡ f(t1, ... , tn), and t is of dynamic sort and con-
tains variables of dynamic sorts.
The mapping ∆ : X ----> T(Int(Σ(R+)), X) is defined by
 ∆(x) = x if x is of a static sort, else ∆(x) = D(x).
In [11] it has been shown that the interpretation of TRL in RL is correct in the
sense that a timed rewrite formula without variables is deducible from a TRL spec-
ification, which is linear with respect to dynamic variables, if and only if its inter-
pretation is deducible in RL from the untimed interpretation of the timed
specification.
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4 Formalization of MSC.
MSC is a trace language for description and specification of communication be-
haviour of system components and their environment by means of message inter-
change [4]. There is an interesting relation between Timed Maude and MSC, in
particular, there exists a formal, Maude like semantics of MSC-96 [5, 6, 8].
Basically, a MSC-diagram describes a system behaviour in the following way [4]:
the behaviour of an object (or instance) is represented by a vertical line defining a
total ordering of its actions. Such a vertical line starts with an empty box and ends
with a black box. If a message is being sent from one object to another, then this is
indicated by a horizontal arrow directed from the sender to the receiver. Message
passing is asynchronous; therefore it corresponds to two events: sending and receiv-
ing the message. One may specify the time a message deliverance will take by giv-
ing a real number under the horizontal arrow. The initial (final) states of an MSC are
the states which occur directly after (before, resp.) an empty (black, resp.) box. There
are only three kinds of atomic steps an MSC instance can execute: sending or re-
ceiving a message, creating or stopping another object, and a special action which
changes only the state of an object.
Basic MSC can be formalized in Timed Maude as follows: For any instance O of
a MSC diagram we introduce an object of appropriate class which contains an attribute
called state, i.e. <O : Class | state : s >. For simplicity, states will always be denoted
by constants in this paper. Different object actions are separated by intermediate
states. Object states may be described using (local) conditions denoted by hexagons
(see below). Any message sent is split into a send and a receive part (indicated by
“!” and “?” resp.). In general the underlying set L of atomic steps is of the form {?,
m, ! n, start, stop, τ, ac1,..., acn} where “start” stands for creating an object, “stop”
for deleting an object, “τ” for time elapse, and “ac1”,..., “acn” stand for special ac-
tions. Finally, we introduce a rewrite rule for any action as follows:
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rl  <O | state : s> --- ! m 0 ---> <O | state : s´> m .
**the object named O sends message m and changes its state from s to s´ in 0-time
rl  m <O | state : s> --- ?m 0 ---> <O | state : s´> .
**the object named O receives message m and changes its state from s to s´ in 0-time
rl  start(o) --- start o 0 ---> o .
**the object named O is created in 0-time
rl  stop(o) o --- stop o 0 ---> ε4 .
**the object  o is deleted in 0-time
rl  <O | state : s> --- aci 0 ---> <O | state : s´> .
**the object named O performs the special action aci changing its state in 0-time
rl  ttimer(r1 + r2) — τ r1 ---> ttimer(r2) .
**the value of timer ttimer is decreased by r1 in time r1
In all but the last case we say that the object named O performs the action a∈ L (e.g.
TG performs the action ?mcom). Unless stated otherwise, we will consider actions of
the form t1 ⊗...⊗ tn ⊗ a , a∈ L, and of the form t1(τ) ⊗... ⊗ tn(τ) only for ti∈ T(Σ,X),
i.e. actions performed by one object only or rules where all components perform
time step τ. For simplicity, we will write “a” for the former and “τ” for the latter.
The semantics of MSC´s time aspects is based on the following assumptions (cf
[5]): All terms are static per default, unless stated otherwise. All actions a∈ L, ex-
cept of τ, take 0-time. Time constraints imposed on an object behaviour or a mes-
sage deliverance are modeled by timers attached to object states or to messages,
respectively. An object can spawn multiple timers running in parallel. An atomic
state (i.e. state without timers) can be declared either static or dynamic. A static state
can last arbitrarily long, whereas a dynamic state is supposed to change immediately
(i.e. its duration is 0-time units). In this paper we assume that the equational axioms
concern only data carried by messages and the multisum operator ⊗. Formally, we
define:
4.1 Definition.
A MSC-specification SP is a tuple of the form (Σ(R+), Ax, In, Fin), where
• (Σ(R+), Ax) is a TRL-specification5 such that the underlying set of atomic labels
as well as rewrite rules and axioms forming Ax have the form described above;
• In is a set of objects in initial states and Fin is a set of objects in terminal states,
both kinds of states are atomic (i.e. denoted by constants).
4. ε denotes the empty configuration.
5. For the sake of simplicity we treat here (flat) TRL-specifications instead of Timed Maude spec-
ifications in general.
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•Objects having different names must have different states.
A configuration c = oi1 ... oik is called initial (final, resp.), if In = {oi1, ..., oik} (Fin
= {oi1, ..., oik}, resp.).
4.2 Definition.
Let SP be a MSC specification. A partial trajectory is a finite sequence of config-
urations, actions, and time values c0 a1 r1 c1...cn-1 an rn cn such that c0 is the initial
configuration and
ci --- ai+1 ri+1 ---> ci+1, for i = 0,..., n - 16.
A partial trajectory is a trajectory if in addition cn is the final configuration. A se-
quence a1 r1 a2 r2 ... an rn is a (partial) trace of SP iff there exists a (partial) trajec-
tory tr of the form c0 a1 r1 c1...cn-1 an rn cn.
Let us mention that the semantics allows for compositional specification using
composition operations like vertical and horizontal composition [4]. The first corre-
sponds to the so called weak sequencing; the second is a kind of parallel composition
allowing to specify system composed of components working in parallel [8].
5 Application: Railroad Crossing.
We illustrate our approach with the bench mark example of railroad crossing (e.g.
[3]). First we present the informal (textual) specification, then its graphical and for-
mal counterparts, and finally its translation to Elan [1].
5.1 Informal Description.
A railroad crossing consists of train gate TG and a train track T which has sensors
attached to it. (see the figure). Trains are moving along a track. When a sensor de-
tects an incoming train on the track it sends immediately the message mcom to the
train gate. When a sensor detects that a train has passed the crossing it sends imme-
diately the message mpassed to the train gate. The train gate can be in two positions:
up, down. It is initially in position up, it moves down after receiving a message
mcom, and moves up after receiving a message mpassed. We impose the following
time constraints on the system behaviour:
•A far away train needs at least 8 minutes to approach the gate.
6. Let us point out that in the case when gates are allowed, the definition is a bit more complicated,
see [8].
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•A sensor detects the arrival of a train before the train reaches the train gate. It
sends the message mcom to the train gate as soon as it detects a train arrival and
the message mpassed as soon as the train has passed the crossing.
•The train gate moves immediately down (up, resp.) from position up (down, re-
sp.) after receiving message mcom (mpassed, resp.).
•Every message is delivered immediately (in 0-time).
5.2 Formal Design.
An abstract design of this system can be given by a Message Sequence Chart
which shows the message flow and the real-time constraints. A Message Sequence
Chart showing the railroad crossing is given in the figure. The timings of a message
deliverance are indicated by a time value below the message arrow. Setting a timer
in an object (e.g. tfar) is indicated by a double triangle. Timers are set with certain
values (tfar is set with value 8). Time-outs are indicated by arrows starting in the
double triangles.
The behaviour of train is described by object T (with class name Train). We do not
model the sensor explicitly but as a part of the train specification. The attribute of a
train stores information about the next train. A train is initially in state far. A timer
is set to 8 time units ensuring the 8 minutes distance between two trains. Sometime
after the time-out of the timer the message mcom is sent changing the state of T to at
indicating that a train has arrived at the crossing. Later the message mpassed is sent
and the state of T is set back to far (indicating that the train has left the crossing).
The attribute of the train gate object TG (with class name TGate) stores information
about the gate position. It is initially in position up and moves down after receiving
message mcom, and then moves up after receiving message mcom. Let the messages
mcom and mpassed be of the form (T, com, g), (T, passed, g), respectively.
op fari, far´, at, farf , upi , down, upf: ---> state ,
 fari, upi : initial , farf, upf: final .
** the states are static and can last arbitrarily long
op dynamic com , passed : ---> data ,
tfar, : Time ---> Timer .
** the messages mcom, mpassed will be delivered in 0-time because com, passed are
declared dynamic
rl <T | fari> --- set tfar 0 ---> <T | tfar(8) ⊗ fari> .
** timer tfar  is set and in 8 minutes a train may come
rl <T | tfar (0) ⊗ fari> --- t_out tfar 0 ---> <T | far´> .
** 8 minutes elapsed, the timer times out, and the train may appear any time
10
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rl <T | far´> --- !mcom 0 ---> <T | at > mcom .
**train detection immediately triggers sending message mcom immediately
rl mcom <TG | upi> --- ? mcom 0 ---> <TG | down> .
** the train gate moves down immediately after receiving message mcom
rl <T | at> --- ! mpassed 0 ---> <T | farf> mpassed .
** train passed and message mpassed is immediately sent
rl mpassed <TG  | down> --- ? mpassed 0 ---> <TG | upf> .
** the train gate moves up immediately after receiving message mpassed
5.3 Implementation.
In this subsection we implement the above specification in Elan. The specification
is composed of three modules: a module template containing the declaration of ba-
sic sorts and operations (we skip this module because of lack of space), the module
tGate_spec specifying the train gate, and the module Trains_spec specifying the
whole railroad crossing. The module Trains_spec imports the module tGate_spec
which in turn imports the template module. The module tGate_spec concerns the
train gate, it is a literal translation of the corresponding part of TGate_spec according
to definition 3.1.
module tGate_spec
import global template ;
end
operators global
upi : state ;  upf : state; down : state ;
com : data ;  passed : data ;
TG : obn ;  T : obn ;
end
 rules for conf global
[] m(T, com, TG) * <TG | upi> => <TG | down>   end
[] m(T, passed, TG) * <TG  | down> => <TG | upf>   end
end
end
For the specification of T we follow the interpretation schema except in case (ii)
where the distributivity of Go is restricted to configurations without pending mes-
sages and where time progress in a timer is modelled as time progress in a whole
object. The first change ensures that all messages will be read before the time
progresses, the second makes the specification more compact. Let us observe that
every 0-time rule applies only to terms having no variables, therefore we do not
need the cleanness function.
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module Trains_spec
import global tGate_spec ;
end
operators global
fari : state ; far´ : state ; farf : state ; at : state ;
t_far( @ ) : ( int ) timer ;
end
rules for conf
s, x, y : state ;
c1, c2 : conf;
n : int ;
global
[] <T | fari> =>  <T | t_far(8) & fari> end
[] <T | t_far(0) & fari> =>  <T | far´> end
[] <T | far´> =>  <T | at > * m(T, com, TG) end
[] <T | at> =>  <T | farf> * m(T, passed, TG) end
[] D(c1) * D(c2) =>  D(c1 * c2) end
[] Go(<TG | x> * <T | y>) =>  Go(<TG | x>) * Go(<T | y>) end
[] Go(<TG | x>) =>  D(<TG | x>) end
[] Go(<T | farf>) =>  D(<T | farf>) end
[] Go(<T | t_far(n) & s>) =>  D(<T | t_far(n-1) & s>)   if n > 0 end
[] [n] D(cf) =>  [n-1] Go(cf)          if n > 0 end
end
end
The Elan implementation allows us to execute the specification. We have tested
the railroad crossing specification systematically for inputs ranging from 0 to 15
minutes (of railroad crossing system time) starting from the initial configuration.
For example, we have rewritten the term: [15] D(<T | fari> * <TG | upi>). The exe-
cution time was 0.380 seconds. Elan provides a possibility to trace the rewriting. By
analyzing the execution trace we have observed that the specification, as it stands,
does not prohibit racing between messages mcom and mpassed, since the second mes-
sage can be read before the first one. This is due to the fact that there are no time
constraints on the train speed. The train may reach the gate in 0-time before mcom
will be read. This will not happen if we ensure that the train moves with a bounded
speed and therefore reaches the train gate after a specified time elapse; a require-
ment like this may be specified by another timer.
The Elan implementation provides also more sophisticated facilities for executing
specifications using the built-in strategy language one may specify complex search
algorithms such as depth first search, or constrain the rewriting. In the future work
12
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we are going to use it for automatically checking simple temporal properties of the
specified systems.
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